PROJECTS

  • Share
  • Sharebar
  • Share

Code and Algorithm Development for the Quantum Mechanical Design for Low-Power Devices

Researched recursive algorithms to solve the diagonals of the non-equilibrium Green’s function under the direction of Prof. M.P. Anantram (Department of Electrical Engineering, University of Washington) and Prof. Ulrich Hetmaniuk (Department of Applied Mathematics, University of Washington).

Thermoelectric Generator

This device is a proof of concept – the ability to harvest energy from automotive exhaust. The idea is simple: converting thermal energy into electric energy through the Thermoelectric Effect. This was an entry for the UW Environmental Innovation Challenge and Business Plan Competitions in 2010 under the name TeamHEAT.

LabVIEW Data Acquisition Module

I designed the digital voltmeter tool shown on the laptop computer using LabVIEW. It was used as a test and measurement tool as well as for demonstration purposes.

FPGA-based Slot Machine using Verilog HDL

As part of a final design project for EE 271, Digital Circuits & Systems at the University of Washington, I designed a Slot Machine using structural Verilog HDL.

10-bit x 10-bit Multiplier
In this project, our team of two engineers designed and implemented a fast and low-power signed 10×10 bit 2’s complement multiplier (at the schematic level) with modified Booth encoder with an optimal (Energy)*(Delay) product.

20-bit Kogge-Stone Tree Adder
In this project, our team of two engineers designed and implemented a fast and low-power Kogge-Stone 20-bit adder with an optimal (Energy)*(Delay) product.

256-bit SRAM
In this project, our team of two engineers designed and implemented a fast and compact 256-bit SRAM with an optimal (Total Area)*(Reading Delay) product.

Multi-functional arbiter and standard cell layouts

As part of a VLSI design project at the University of Washington, I designed a series of standard cell layouts: inverter, 2 and 3 input NAND, 2 and 3 input NOR, AOI22, XOR and the D Flip-Flop on Cadence Virtuoso. These cells were later integrated into a Verilog-based multi-functional arbiter, which was later synthesized into structural Verilog and built into a digital integrated circuit.